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Abstract We present an analysis of the effect of FEC on energy consumption of VCSEL based trans-
mitters for short-range optical links. We show that a low-complexity FEC can reduce the overall energy
consumption of the transmitter.
Introduction
Energy consumption of short-range optical links is
a matter of increasing importance for both opera-
tional cost and environmental reasons. Such links
are typically built using directly modulated 850-nm
vertical cavity surface emitting lasers (VCSELs).
The main advantages of VCSELs are large mod-
ulation bandwidths, reaching 30 GHz1, and en-
ergy consumption, demonstrated to be as low as
108 fJ/bit at 40 Gbps2 and 56 fJ/bit at 25 Gbps3.
Forward error correction (FEC) is a subject of
interest for the next generation of datacom stan-
dards and has been introduced already in the In-
finiband standard4. FEC reduces the required
optical signal power at the receiver, and conse-
quently at the transmitter, at the expense of en-
ergy consumption to perform encoding and de-
coding. This reduction translates to reduced en-
ergy consumption in the VCSEL and the driver
and does not affect energy consumption of the
analog components of the receiver.
In this paper the trade-off between power con-
sumption of simple FEC circuits and VCSEL
based transmitters is studied.
VCSEL and driver power consumption
The VCSEL energy consumption is quantified us-
ing the heat-to-data ratio3 (HDR). The thermal
power (heat) is calculated as the total electrical
input power minus the optical output power3. The
energy consumption can also be quantified us-
ing the total input electrical energy-to-data ratio3
(EDR).
At a fixed extinction ratio (ER) the VCSEL EDR
is dependent on the optical modulation amplitude
(OMA) at the VCSEL output. An example of ex-
perimentally measured EDR as a function of OMA
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Fig. 1: Experimental EDR, HDR and modulation bandwidth
at ER = 6 dB for VCSELs with oxide aperture diameters in
the range 6 µm to 12 µm.
at an ER=6 dB is shown in Fig. 1. The EDR
was measured for four VCSELs with 6, 8, 10 and
12µm oxide apertures. The details of the VCSELs
design are desribed in5. Smaller apertures in-
crease the modulation bandwidth at low bias cur-
rents and low OMA, but increase the differential
resistance3. The modulation bandwidth plotted
against the OMA is also included in Fig. 1.
We see from Fig. 1 that the VCSEL EDR can
be approximated as EDR  bitOMA, where bit
is a proportionality constant between OMA and
EDR. For the VCSELs used in the measurements
in Fig. 1 bit = 0:15 pJ/bit/mW. All VCSELs have
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Fig. 2: Post-FEC BER as a function of the receiver OMA at
20 Gbps data rate (including the FEC overhead).
maximum bandwidth up to 17 GHz and can sup-
port data rates up to 20 Gbps. However, with
decreasing OMA, a smaller aperture size VCSEL
should be used to maintain the high data rate.
Another important energy consuming compo-
nent in the transmitter is the VCSEL driver. In
general, one may treat the driver as a current
source driving the laser. In the following, we as-
sume the same bias voltage drop and the same
signal impedance for driver and load, implying
equal power dissipation in each. Therefore, the
transmitter (i.e. VCSEL and the driver) EDR can
be approximated as EDR  2bitOMA. Simple
CMOS drivers are of interest because they have
a good potential for low energy consumption6,
reaching numbers as low as 1 pJ/bit for a com-
plete link6. The driver energy consumption in6
was comparable to the VCSEL energy consump-
tion and it was shown to be variable with the VC-
SEL bias current and OMA.
The energy consumption of the photodiode and
the following amplifier is not considered here, but
it is expected to be driven by the required ampli-
tude at the output (e.g. at the input to a following
decision circuit).
OMA requirements and FEC
With FEC the acceptable bit error rate (BER) at
the receiver output is increased and therefore the
receiver OMA can be reduced. The transmitted
OMA is the receiver OMA increased by the link
power budget and it is also reduced with FEC.
The transmitter EDR is also proportionally lower,
given the linear dependence of the EDR on the
OMA. Simplicity of the FEC is important for low
power consumption, and therefore BCH codes
with error correction capability t of 1 bit per block
are considered, with code length n in the range
between 31 and 2047 bits. The theoretical post-
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Fig. 3: EDR of a transmitter in a link with single error
correcting BCH code relative to EDR of a transmitter in a link
without FEC.
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Fig. 4: Energy consumption per bit in the FEC encoder and
decoder, including and excluding the registers.
FEC BER as a function of the OMA at the receiver
for 20 Gbps is shown in Fig. 2. The codes are la-
beled in the conventional format (n; k; t), where k
is the number of information bits. The BER for a
case without FEc is also included. The following
assumptions welre made: laser relative intensity
noise was  140 dB/Hz, photodiode responsivity
of 0.4 A/W, receiver noise figure of 5 dB, room
temperature and a 50 Ohm resistance.
For a target post-FEC BER of 10 12 the BCH
codes provide approximately 1 dB improved sen-
sitivity, as shown in Fig. 2. The FEC introduces an
overhead, which reduces the effective data rate.
The transmitter EDR will be proportional to the
required receiver OMA and inversely proportional
to the code rate k=n. The ratio of the EDR of a
transmitter with FEC to the EDR of a transmit-
ter without FEC, as a function of n, is shown in
Fig. 3. For n equal to 255, 511 and 1023 the FEC
gives a 22% saving in transmitter EDR. There
is an n minimizing the EDR, because at fixed t
shorter codes have higher overhead and longer
codes have lower coding gain. The increased
overhead reduces the effective data rate, increas-
ing the EDR.
The FEC encoder and decoder for the BCH
codes which achieves 20 Gbps throughput, was
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Fig. 5: Overall transmitter and FEC circuits energy
consumption for link budgets of 3, 8 and 12 dB.
link budget, dB
0 2 4 6 8 10 12 14 16
ED
R
, T
X 
an
d 
FE
C,
 p
J/
bi
t
0
0.25
0.5
0.75
1
1.25
1.5
1.75
2
without FEC
with FEC, excl. registers
with FEC, incl. registers
Fig. 6: Transmitter and FEC energy consumption as a
function of the link budget, with (255,247,1) BCH code.
synthesized using Cadence RTL Compiler and
a commercially available 65 nm general-purpose
standard-Vt library. The used library was char-
acterized at 1.1 V, nominal corner, and 25oC.
The FEC encoder uses a fully-parallel blockwise
systematic encoding based on parity-check XOR-
trees, thus eliminating energy consuming buffers.
The decoder uses a fully-parallel syndrome table
based decoding. XOR-trees are used to gener-
ate the syndrome which is mapped to an error.
This is highly efficient for single error correcting
codes, but the complexity increases rapidly with
error correction capability. The energy consump-
tion per bit of the FEC encoder and decoder is
shown in Fig. 4, both including and excluding the
registers. The energy consumption per bit of the
FEC circuits increases with code length. The reg-
isters account for around 2/3 of the energy con-
sumption of the FEC, but there is a possibility that
the registers could be re-used e.g., for run-length
coding. In this case only the encoder and decoder
would add EDR overhead.
Whether the FEC increases or decreases the
total EDR depends on the code length and the
link budget. The overall energy consumption of
the 20 Gbps transmitter and the FEC circuits, in-
cluding and excluding registers, is shown in Fig. 5.
Three link budget values are considered: 3, 8 and
12 dB. The transmitter EDR for the case without
FEC is also included as a reference. At small link
budgets (e.g., the 3 dB case) the FEC circuits
increase the EDR, but at larger link budgets the
FEC yields a total decrease in the EDR. The low-
est overall energy consumption for all cases with
FEC is for (255,247,1) BCH code. The EDR with
this code as a function of the link budget is shown
in Fig. 6. At large link budgets, the EDR saving
in the transmitter outweighs the energy consump-
tion increase due to the FEC.
Conclusions
A single error correcting BCH code can reduce
the energy consumption of a VCSEL based trans-
mitter. At large link budgets this reduction out-
weighs the energy consumption of the FEC cir-
cuits and net energy consumption reduction is
achieved. The FEC registers could also be
shared with run-length coding, meaning that the
energy overhead for the FEC is minimized. There
is further potential for reduction of the energy
consumption of the FEC circuits using more ad-
vanced technology nodes and with lower supply
voltage. For more efficient FEC circuits the break-
even point at which there would be a net reduc-
tion of the energy consumption would occur for
smaller link budgets.
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